2:1 MIPI CSI-2 Bridge Soft IP
In some cases, mobile Application Processors (AP) may not have enough interfaces to support the number of image sensor inputs required for a particular application. In other cases, the processing latency between image sensors and imaging data may be too large. The Lattice Semiconductor Dual MIPI CSI-2 to Single MIPI CSI-2 Bridge IP for the Lattice Semiconductor CrossLink™ devices resolves this issue by merging two video image streams from two separate MIPI CSI-2 image sensor inputs to a single MIPI CSI-2 video image stream output. This is useful for augmented and virtual reality, drone, interactive gaming, and 360° camera applications.
Download this whitepaper to find out more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Image sensors, Memories, Microcontrollers, Power, Processors, Semiconductors
More resources from Lattice Semiconductor Corporation
Platform Management Using Low-Cost Non-Volatile PLDs
Power-up control, general purpose I/O expansion, voltage level translation and interface bridging are common functions in telecom infrastructure, s...
NEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs
Ask system designers to list the problems they face – it doesn't matter whether they're building mobile consumer, automotive, industrial, medical...
High-Speed SERDES Interfaces In High Value FPGAs
Lattice Semiconductor has introduced two low cost FPGA families with SERDES, the LatticeECP2M, introduced in 2007, and the most recent family, the ...
