CMOS to MIPI D-PHY Interface Bridge Soft IP
MIPI D-PHY is a practical PHY for typical camera and display applications. It is designed to replace traditional parallel bus based on LVCMOS or LVDS. However, many processors and displays/cameras still use an RGB, CMOS, or MIPI Display Pixel Interface (DPI) as interface. A bridge is often required to connect a processor with an RGB interface to a display with a MIPI DSI interface or a camera with a CMOS interface to a processor with CSI-2 interface. T
he Lattice Semiconductor CMOS to MIPI D-PHY Interface Bridge IP provides this conversion for Lattice Semiconductor CrossLinkâ„¢ devices. This is useful for wearable, tablet, human machine interfacing, medical equipment and many other applications.
Download this whitepaper to find out more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Components, Displays, Power, Processors


More resources from Lattice Semiconductor Corporation

CMOS to MIPI D-PHY Interface Bridge Soft IP
MIPI D-PHY is a practical PHY for typical camera and display applications. It is designed to replace traditional parallel bus based on LVCMOS or LV...

SOLVING INTELLIGENCE, VISION & CONNECTIVITY CHALLENGES AT THE EDGE WITH ECP5â„¢ FPGAs
This whitepaper will introduce the ECP5â„¢ and LatticeECP3â„¢ FPGAs as viable solutions to overcome embedded design co-processing and connectivity ...

Pre-tested System-on-Chip Design Accelerates PLD Development
Many moderate size Programmable Logic Device (PLD) designs, especially those in control plane applications, consist of a number of interfaces inter...